

| REVISIONS | | | |
|-----------|-------------|-----------------|----------|
| LTR | DESCRIPTION | DATE (YY-MM-DD) | APPROVED |
| | | | |
| | | | |
| | | | |

Prepared in accordance with ASME Y14.24

Vendor item drawing


| | | | | | | | | | | | | | | | | | | | | | | |
|----------------------------|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| REV | | | | | | | | | | | | | | | | | | | | | | |
| PAGE | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | | | | | | | | | | |
| REV | | | | | | | | | | | | | | | | | | | | | | |
| PAGE | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 |
| REV STATUS OF PAGES | REV | | | | | | | | | | | | | | | | | | | | | |
| | PAGE | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | | | | |

| | | | |
|--|---------------------------------------|--|------------------------------------|
| PMIC N/A | PREPARED BY Thanh V. Nguyen | DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | |
| Original date of drawing YY-MM-DD 02-12-18 | CHECKED BY Thanh V. Nguyen | TITLE MICROCIRCUIT, DIGITAL, CMOS, DIGITAL SIGNAL PROCESSOR, MONOLITHIC SILICON | |
| | APPROVED BY Thomas M. Hess | | |
| | SIZE A | CODE IDENT. NO. 16236 | DWG NO. V62/03610 |
| | REV | PAGE 1 OF 51 | |

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance digital signal processor microcircuit, with an operating temperature range of -40°C to +100°C for device type 01 and -55°C to +125°C for device type 02 as shown in 1.2.1 below.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:



1.2.1 Device type(s).

| <u>Device type</u> | <u>Generic</u> | <u>Circuit function</u> |
|--------------------|----------------|--------------------------|
| 01 | 320VC33-EP | Digital signal processor |
| 02 | 320VC33-EP | Digital signal processor |

1.2.2 Case outline(s). The case outlines shall be as specified herein.

| <u>Outline letter</u> | <u>Number of pins</u> | <u>JEDEC PUB 95</u> | <u>Package style</u> |
|-----------------------|-----------------------|---------------------|-------------------------|
| X | 144 | MS-026 | Plastic quad flatpack |
| Y | 144 | | Ceramic ball grid array |

1.2.3 Lead finishes. The lead finishes shall be as specified below or other lead finishes as provided by the device manufacture:

| <u>Finish designator</u> | <u>Material</u> |
|--------------------------|----------------------|
| A | Hot solder dip |
| B | Tin-lead plate |
| C | Gold plate |
| D | Palladium |
| E | Gold flash palladium |

| | | | |
|---|------------------|--------------------------------|-----------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 2 |

1.3 Absolute maximum ratings. 1/

| | | |
|--|------------------|----|
| Supply voltage range (DV _{DD}) | -0.3 V to +4.0 V | 2/ |
| Supply voltage range (CV _{DD}) | -0.3 V to +2.4 V | 2/ |
| Input voltage range (V _i) | -1.0 V to +4.6 V | 3/ |
| Output voltage range (V _o) | -0.3 V to +4.6 V | |
| Continuous power dissipation (worst case) (P _D)..... | 500 mW | 4/ |
| Storage temperature range (T _{STG})..... | -55°C to +150°C | 5/ |
| Case operating temperature range (T _C): | | |
| Device type 01 | -40°C to +100°C | |
| Device type 02 | -55°C to +125°C | |

1.4 Recommended operating conditions. 2/ 6/ 7/ 8/

| | | |
|--|--|-----|
| Supply voltage range for the core CPU (CV _{DD})..... | 1.71 V to 1.89 V | 9/ |
| Supply voltage range for the I/O pins (DV _{DD})..... | 3.0 V to 3.6 V | 10/ |
| Supply ground (V _{SS})..... | 0.0 V | |
| High level input voltage range (V _{IH}) | 0.7 x DV _{DD} to DV _{DD} + 0.3 V | 3/ |
| Low level input voltage range (V _{IL})..... | -0.3 V to 0.3 x DV _{DD} | 3/ |
| Maximum high level output current (I _{OH}) | 4.0 mA | |
| Maximum low level output current (I _{OL}) | 4.0 mA | |
| Case operating temperature range (T _C): | | |
| Device type 01 | -40°C to +100°C | |
| Device type 02 | -55°C to +125°C | |
| Maximum capacitive load per output pin (C _L) | 30 pF | |

-
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 - 2/ All voltage values are with respect to V_{SS}.
 - 3/ Absolute dc input level should not exceed the DV_{DD} or V_{SS} supply rails by more than 0.3 V. An instantaneous low current pulse of < 2 ns, < 10 mA, and < 1 V amplitude is permissible.
 - 4/ Actual operating power is much lower. This value was obtained under specially produced worst-case test conditions for the device, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external data and address buses at the maximum possible rate with a capacitive load of 30 pF. See normal (I_{DD}) current specification in table I herein.
 - 5/ Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life.
 - 6/ Use of this product beyond the manufacturers design rules or stated parameters is done at the user’s risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.
 - 7/ All inputs and I/O pins are configured as inputs.
 - 8/ All inputs and I/O pins use a Schmidt hysteresis inputs except $\overline{\text{SHZ}}$ and D0 – D31. Hysteresis is approximately 10% of DV_{DD} and is centered at 0.5 x DV_{DD}.
 - 9/ CV_{DD} should not exceed DV_{DD} by more than 0.7 V. (Use a Schottky clamp diode between these supplies.)
 - 10/ DV_{DD} should not exceed CV_{DD} by more than 2.5 V.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 3 |

2. APPLICABLE DOCUMENTS

IEEE Standard 1149.1 - IEEE Standard Test Access Port and Boundary Scan Architecture

(Applications for copies should be addressed to the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854-4150 or at <http://www.ieee.org>).

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industry Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or at <http://www.jedec.org>).

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.4 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1.

3.5.2 Functional block diagram. The functional block diagram shall be as shown in figure 2.

3.5.3 Terminal connections. The terminal connections shall be as shown in figure 3.

3.5.4 Test circuit and timing waveforms. The test circuit and timing waveforms shall be as shown in figure 4.

3.5.5 Boundary scan instruction code. The boundary scan instruction code shall be as shown in figure 5.

| | | | |
|---|---|---|--|
| <p align="center">DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p> | <p align="center">SIZE A</p> | <p align="center">CODE IDENT NO. 16236</p> | <p align="center">DWG NO. V62/03610</p> |
| | | <p align="center">REV</p> | <p align="center">PAGE 4</p> |

TABLE I. Electrical performance characteristics.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit |
|--|-----------------------------|--|--------------------------------|----------------|--------|------|------|
| | | | | | Min | Max | |
| High level output voltage | V _{OH} | DV _{DD} = Min, I _{OH} = Max | 25°C, -40°C to 100°C | 01 | 2.4 | | V |
| | | | 25°C, -55°C to 125°C | 02 | 2.4 | | |
| Low level output voltage | V _{OL} | DV _{DD} = Min, I _{OL} = Max | 25°C, -40°C to 100°C | 01 | | 0.4 | V |
| | | | 25°C, -55°C to 125°C | 02 | | 0.4 | |
| High impedance current | I _Z | DV _{DD} = Max | 25°C | All | -5.0 | +5.0 | μA |
| Input current | I _I | V _I = V _{SS} to DV _{DD} | 25°C | All | -5.0 | +5.0 | μA |
| Input current (with internal pullup) | I _{I_{PU}} | Inputs with internal pullups <u>3/</u> | 25°C, -40°C to 100°C | 01 | -600 | 10 | μA |
| | | | 25°C, -55°C to 125°C | 02 | -600 | 10 | |
| Input current (with internal pulldown) | I _{I_{PD}} | Inputs with internal pulldowns <u>3/</u> | 25°C, -40°C to 100°C | 01 | 600 | -10 | μA |
| | | | 25°C, -55°C to 125°C | 02 | 600 | -10 | |
| Input current (with bus keeper) pullup <u>4/</u> | I _{B_{KU}} | Bus keeper opposes until conditions match | 25°C, -40°C to 100°C | 01 | -600 | 10 | μA |
| | | | 25°C, -55°C to 125°C | 02 | -600 | 10 | |
| Input current (with bus keeper) pulldown <u>4/</u> | I _{B_{KD}} | | 25°C, -40°C to 100°C | 01 | 600 | -10 | μA |
| | | | 25°C, -55°C to 125°C | 02 | 600 | -10 | |
| Supply current, pins <u>5/</u> <u>6/</u> | I _{D_{DD}} | DV _{DD} = Max, f _X = 60 MHz | 25°C | 01 | | 120 | mA |
| | | DV _{DD} = Max, f _X = 75 MHz | 25°C | 02 | | 260 | |
| Supply current, core CPU <u>5/</u> <u>6/</u> | I _{D_{DC}} | CV _{DD} = Max, f _X = 60 MHz | 25°C | 01 | | 80 | mA |
| | | CV _{DD} = Max, f _X = 75 MHz | 25°C | 02 | | 215 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 5 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _c | Device type | Limits | | Unit |
|---|--|--|--------------------------------|----------------|-----------|------|--------|
| | | | | | Min | Max | |
| IDLE2, Supply current, I _{DD} plus I _{DCC} | I _{DD} | PLL enabled, oscillator enabled | 25°C, -40°C to 100°C | 01 | 2 typical | | mA |
| | | | 25°C, -55°C to 125°C | 02 | 2 typical | | |
| | PLL disabled, oscillator enabled | 25°C, -40°C to 100°C | 01 | 500 typical | | µA | |
| | | 25°C, -55°C to 125°C | 02 | 500 typical | | | |
| | PLL disabled, oscillator disabled, FLCK = 0 | 25°C, -40°C to 100°C | 01 | 50 typical | | | |
| | | 25°C, -55°C to 125°C | 02 | 50 typical | | | |
| Input capacitance <u>7/</u> | C _I | All inputs except XIN | 25°C | All | | 10 | pF |
| | | XIN input | | | | 10 | |
| Output capacitance <u>7/</u> | C _O | | 25°C | All | | 10 | pF |
| Phase-locked loop characteristics using EXTCLK or on-chip crystal oscillator <u>8/</u> | | | | | | | |
| Frequency range, PLL input <u>7/</u> | F _{pllin} | | 25°C, -40°C to 100°C | 01 | 5 | 15 | MHz |
| | | | 25°C, -55°C to 125°C | 02 | 5 | 15 | |
| Frequency range, PLL output <u>7/</u> | F _{plout} | | 25°C, -40°C to 100°C | 01 | 25 | 75 | MHz |
| | | | 25°C, -55°C to 125°C | 02 | 25 | 75 | |
| PLL current, CV _{DD} supply <u>7/</u> | I _{pll} | | 25°C, -40°C to 100°C | 01 | | 2 | mA |
| | | | 25°C, -55°C to 125°C | 02 | | 2 | |
| PLL power, CV _{DD} supply <u>7/</u> | P _{pll} | | 25°C, -40°C to 100°C | 01 | | 5 | mW |
| | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| PLL output duty cycle at H1 <u>7/</u> | PLL _{dc} | | 25°C, -40°C to 100°C | 01 | 45 | 55 | % |
| | | | 25°C, -55°C to 125°C | 02 | 45 | 55 | |
| PLL output jitter, F _{plout} = 25 MHz <u>7/</u> | PLLJ | | 25°C, -40°C to 100°C | 01 | | 400 | ps |
| | | | 25°C, -55°C to 125°C | 02 | | 400 | |
| PLL lock time in input cycles | PLL _{LOCK} | | 25°C, -40°C to 100°C | 01 | | 1000 | cycles |
| | | | 25°C, -55°C to 125°C | 02 | | 1000 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 6 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit |
|--|---------------------|--|--------------------------------|----------------|--------------------------|-----------------------|-----------------|
| | | | | | Min | Max | |
| Circuit parameters for on-chip crystal oscillator <u>9/</u> | | | | | | | |
| Oscillator internal supply voltage | V _O | See figure 4 | 25°C, -40°C to 100°C | 01 | CV _{DD} typical | | V |
| | | | 25°C, -55°C to 125°C | 02 | CV _{DD} typical | | |
| Fundamental mode frequency range <u>7/</u> | F _O | | 25°C, -40°C to 100°C | 01 | 1 | 20 | MHz |
| | | | 25°C, -55°C to 125°C | 02 | 1 | 20 | |
| DC bias point (input threshold) <u>7/</u> | V _{bias} | | 25°C, -40°C to 100°C | 01 | 40 | 60 | %V _O |
| | | | 25°C, -55°C to 125°C | 02 | 40 | 60 | |
| Feedback resistance <u>7/</u> | R _{fbk} | | 25°C, -40°C to 100°C | 01 | 100 | 500 | kΩ |
| | | | 25°C, -55°C to 125°C | 02 | 100 | 500 | |
| Small signal ac output impedance <u>7/</u> | R _{out} | | 25°C, -40°C to 100°C | 01 | 250 | 1000 | Ω |
| | | | 25°C, -55°C to 125°C | 02 | 250 | 1000 | |
| The ac output voltage with test crystal <u>10/</u> | V _{xoutac} | | 25°C, -40°C to 100°C | 01 | 85 typical | | %V _O |
| | | | 25°C, -55°C to 125°C | 02 | 85 typical | | |
| The ac input voltage with test crystal <u>10/</u> | V _{xinac} | | 25°C, -40°C to 100°C | 01 | 85 typical | | %V _O |
| | | | 25°C, -55°C to 125°C | 02 | 85 typical | | |
| V _{xin} = V _{xinh} , I _{xout} = 0, F _O = 0 (logic input) <u>7/</u> | V _{xoutl} | | 25°C, -40°C to 100°C | 01 | V _{SS} -0.1 | V _{SS} +0.3 | V |
| | | | 25°C, -55°C to 125°C | 02 | V _{SS} -0.1 | V _{SS} +0.3 | |
| V _{xin} = V _{xinl} , I _{xout} = 0, F _O = 0 (logic input) <u>7/</u> | V _{xouth} | | 25°C, -40°C to 100°C | 01 | CV _{DD} -0.3 | CV _{DD} +0.1 | V |
| | | | 25°C, -55°C to 125°C | 02 | CV _{DD} -0.3 | CV _{DD} +0.1 | |
| When used for logic level input, oscillator enabled <u>7/</u> | V _{intl} | | 25°C, -40°C to 100°C | 01 | -0.3 | 0.2V _O | V |
| | | | 25°C, -55°C to 125°C | 02 | -0.3 | 0.2V _O | |
| When used for logic level input, oscillator enabled <u>7/</u> | V _{inh} | | 25°C, -40°C to 100°C | 01 | 0.8V _O | DV _{DD} +0.3 | V |
| | | | 25°C, -55°C to 125°C | 02 | 0.8V _O | DV _{DD} +0.3 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 7 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit | |
|--|-------------------------|--|--|----------------------|----------------------|-----------------------|------|----|
| | | | | | Min | Max | | |
| Circuit parameters for on-chip crystal oscillator - Continued <u>9/</u> | | | | | | | | |
| When used for logic level input, oscillator disabled <u>7/</u> | V _{xinh} | See figure 4 | 25°C, -40°C to 100°C | 01 | 0.7 DV _{DD} | DV _{DD} +0.3 | V | |
| | | | 25°C, -55°C to 125°C | 02 | 0.7 DV _{DD} | DV _{DD} +0.3 | | |
| XOUT internal load capacitance <u>7/</u> | C _{xout} | | 25°C | All | 2 | 5 | pF | |
| XIN internal load capacitance <u>7/</u> | C _{xin} | | 25°C | All | 2 | 5 | pF | |
| Delay time, XIN to H1, x1 and x0.5 modes | t _{d(XIN-H1)} | | 25°C, -40°C to 100°C | 01 | 2 | 8 | ns | |
| | | | 25°C, -55°C to 125°C | 02 | | 8 | | |
| Input current, feedback enabled, V _{il} = 0 <u>7/</u> | I _{inl} | | 25°C, -40°C to 100°C | 01 | | 50 | μA | |
| | | | 25°C, -55°C to 125°C | 02 | | 50 | | |
| Input current, feedback enabled, V _{il} = V _{ih} <u>7/</u> | I _{inh} | | 25°C, -40°C to 100°C | 01 | | -50 | μA | |
| | | | 25°C, -55°C to 125°C | 02 | | -50 | | |
| Timing requirements for EXTCLK, all modes | | | | | | | | |
| Rise time, EXTCLK <u>7/</u> | t _{r(EXTCLK)} | See figure 4 | F = F _{max} , x0.5 and x1 modes | 25°C, -40°C to 100°C | 01 | | 1 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 1 | |
| | | | F < F _{max} | 25°C, -40°C to 100°C | 01 | | 4 | |
| | | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Fall time, EXTCLK <u>7/</u> | t _{f(EXTCLK)} | | F = F _{max} , x0.5 and x1 modes | 25°C, -40°C to 100°C | 01 | | 1 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 1 | |
| | | | F < F _{max} | 25°C, -40°C to 100°C | 01 | | 4 | |
| | | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Pulse duration, EXTCLK low <u>7/</u> | t _{w(EXTCLKL)} | | x5 mode | 25°C, -40°C to 100°C | 01 | 21 | | ns |
| | | | | 25°C, -55°C to 125°C | 02 | 21 | | |
| | | | x1 mode | 25°C, -40°C to 100°C | 01 | 5.5 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 5.5 | | |
| | | | x0.5 mode | 25°C, -40°C to 100°C | 01 | 4 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 4 | | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 8 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit | |
|---|-------------------------|--|---|----------------------|--------|------|------|-----|
| | | | | | Min | Max | | |
| Timing requirements for EXTCLK, all modes - Continued | | | | | | | | |
| Pulse duration, EXTCLK high <u>7/</u> | t _{w(EXTCLKH)} | See figure 4 | x5 mode | 25°C, -40°C to 100°C | 01 | 21 | ns | |
| | | | | 25°C, -55°C to 125°C | 02 | 21 | | |
| | | | x1 mode | 25°C, -40°C to 100°C | 01 | 5.5 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 5.5 | | |
| | | | x0.5 mode | 25°C, -40°C to 100°C | 01 | 4 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 4 | | |
| Duty cycle, EXTCLK [t _{w(EXTCLKH)} /t _{c(H)}] | t _{dc(EXTCLK)} | | x5 PLL mode <u>7/</u> | 25°C, -40°C to 100°C | 01 | 40 | 60 | % |
| | | | | 25°C, -55°C to 125°C | 02 | 40 | 60 | |
| | | | x1 and x0.5 modes, F = F _{max} | 25°C, -40°C to 100°C | 01 | 45 | 55 | |
| | | | | 25°C, -55°C to 125°C | 02 | 45 | 55 | |
| | | | x1 and x0.5 modes, F = 0 Hz <u>7/</u> | 25°C, -40°C to 100°C | 01 | 0 | 100 | |
| | | | | 25°C, -55°C to 125°C | 02 | 0 | 100 | |
| Cycle time, EXTCLK | t _{c(EXTCLK)} | | x5 mode <u>7/</u> | 25°C, -40°C to 100°C | 01 | 66.7 | 200 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | 66.7 | 200 | |
| | | | x1 mode | 25°C, -40°C to 100°C | 01 | 13.3 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 13.3 | | |
| | | | x0.5 mode <u>7/</u> | 25°C, -40°C to 100°C | 01 | 10 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 10 | | |
| Frequency range, 1/t _{c(EXTCLK)} | F _{ext} | | x5 mode <u>7/</u> | 25°C, -40°C to 100°C | 01 | 5 | 15 | MHz |
| | | | | 25°C, -55°C to 125°C | 02 | 5 | 15 | |
| | | | x1 mode | 25°C, -40°C to 100°C | 01 | 0 | 75 | |
| | | | | 25°C, -55°C to 125°C | 02 | 0 | 75 | |
| | | | x0.5 mode <u>7/</u> | 25°C, -40°C to 100°C | 01 | 0 | 100 | |
| | | | | 25°C, -55°C to 125°C | 02 | 0 | 100 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 9 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit | |
|--|--------------------------|--|--------------------------------|----------------------|-----------------------------|-------------------|------|----|
| | | | | | Min | Max | | |
| Switching characteristics for EXTCLK over recommended operating conditions, all modes | | | | | | | | |
| Mid-level, used to measure duty cycle | V _{mid} | See figure 4 | 25°C, -40°C to 100°C | 01 | 0.5DV _{DD} typical | | V | |
| | | | 25°C, -55°C to 125°C | 02 | 0.5DV _{DD} typical | | | |
| Delay time, EXTCLK to H1 and H3 <u>7/</u> | t _{d(EXTCLK-H)} | | x1 mode | 25°C, -40°C to 100°C | 01 | 2 | 7 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | 2 | 7 | |
| | | | x0.5 mode | 25°C, -40°C to 100°C | 01 | 2 | 7 | |
| | | | | 25°C, -55°C to 125°C | 02 | 2 | 7 | |
| Rise time, H1 and H3 <u>7/</u> | t _{r(H)} | | | 25°C, -40°C to 100°C | 01 | | 3 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Fall time, H1 and H3 <u>7/</u> | t _{f(H)} | | | 25°C, -40°C to 100°C | 01 | | 3 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Delay time, from H1 low to H3 high or from H3 low to H1 high <u>7/</u> | t _{d(HL-HH)} | | | 25°C, -40°C to 100°C | 01 | -1.5 | 2 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1.5 | 2 | |
| Cycle time, H1 and H3 | t _{c(H)} | | x5 PLL mode | 25°C, -40°C to 100°C | 01 | 1/(5fext) typical | | ns |
| | | | | 25°C, -55°C to 125°C | 02 | 1/(5fext) typical | | |
| | | | x1 mode | 25°C, -40°C to 100°C | 01 | 1/fext typical | | |
| | | | | 25°C, -55°C to 125°C | 02 | 1/fext typical | | |
| | | | x0.5 mode | 25°C, -40°C to 100°C | 01 | 2/fext typical | | |
| | | | | 25°C, -55°C to 125°C | 02 | 2/fext typical | | |
| Timing requirements for memory read/write <u>11/</u> | | | | | | | | |
| Setup time, data before H1 low (read) <u>7/</u> | t _{su(D-H1L)R} | See figure 4 | | 25°C, -40°C to 100°C | 01 | 5 | | ns |
| | | | | 25°C, -55°C to 125°C | 02 | 5 | | |
| Hold time, data after H1 low (read) <u>7/</u> | t _{h(H1L-D)R} | | | 25°C, -40°C to 100°C | 01 | -1 | | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1 | | |
| Setup time, $\overline{\text{RDY}}$ before H1 high | t _{su(RDY-H1H)} | | | 25°C, -40°C to 100°C | 01 | 5 | | ns |
| | | | | 25°C, -55°C to 125°C | 02 | 5 | | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 10 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | | Temperature, T _C | Device type | Limits | | Unit |
|---|--------------------------|--|---|--------------------------------|----------------|-----------------|----------------------|------|
| | | | | | | Min | Max | |
| Timing requirements for memory read/write - Continued <u>11/</u> | | | | | | | | |
| Hold time, $\overline{\text{RDY}}$ after H1 high <u>1/</u> | t _{h(H1H-RDY)} | See figure 4 | | 25°C, -40°C to 100°C | 01 | -1 | | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1 | | |
| Delay time, address valid to $\overline{\text{RDY}}$ <u>1/</u> | t _{d(A-RDY)} | | | 25°C, -40°C to 100°C | 01 | | P-7 <u>10/</u> | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | P-6 <u>10/</u> | |
| Valid time, data valid after address $\overline{\text{PAGE}}_{\text{X}}$, or $\overline{\text{STRB}}$ valid <u>1/</u> | t _{v(A-D)} | See figure 4 | 0 wait state, C _L = 30 pF | 25°C, -40°C to 100°C | 01 | | 9 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 6 | |
| | | | 1 wait state | 25°C, -40°C to 100°C | 01 | | t _{c(H)} +9 | |
| | | | | 25°C, -55°C to 125°C | 02 | | t _{c(H)} +6 | |
| Switching characteristics over recommended operating conditions for memory read/write <u>11/</u> | | | | | | | | |
| Delay time, H1 low to $\overline{\text{STRB}}$ low | t _{d(H1L-SL)} | See figure 4 | | 25°C, -40°C to 100°C | 01 | -1 <u>1/</u> | 4 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1 <u>1/</u> | 3 | |
| Delay time, H1 low to $\overline{\text{STRB}}$ high | t _{d(H1L-SH)} | | | 25°C, -40°C to 100°C | 01 | -1 <u>1/</u> | 4 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1 <u>1/</u> | 3 | |
| Delay time, H1 high to R/W low (write) | t _{d(H1H-RWL)W} | | | 25°C, -40°C to 100°C | 01 | -1 <u>1/</u> | 4 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1 <u>1/</u> | 3 | |
| Delay time, H1 low to address valid | t _{d(H1L-A)} | | | 25°C, -40°C to 100°C | 01 | -1 <u>1/</u> | 4 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1 <u>1/</u> | 3 | |
| Delay time, H1 high to R/W high (write) | t _{d(H1H-RWH)W} | | | 25°C, -40°C to 100°C | 01 | -1 <u>1/</u> | 4 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -1 <u>1/</u> | 3 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 11 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit |
|---|--------------------------|--|--------------------------------|----------------|-----------------|----------------|------|
| | | | | | Min | Max | |
| Switching characteristics over recommended operating conditions for memory read/write - Continued <u>11/</u> | | | | | | | |
| Delay time, H1 high to address valid on back-to-back write cycles (write) | t _{d(H1H-A)W} | See figure 4 | 25°C, -40°C to 100°C | 01 | -1 <u>7/</u> | 4 <u>7/</u> | ns |
| | | | 25°C, -55°C to 125°C | 02 | -1 <u>7/</u> | 3 <u>7/</u> | |
| Valid time, data after H1 low (write) | t _{v(H1L-D)W} | | 25°C, -40°C to 100°C | 01 | | 6 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| Hold time, data after H1 high (write) | t _{h(H1H-D)W} | | 25°C, -40°C to 100°C | 01 | 0 <u>7/</u> | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | 0 <u>7/</u> | 5 | |
| Timing requirements for XF0 and XF1 when executing LDFI or LDII | | | | | | | |
| Setup time, XF1 before H1 low <u>7/</u> | t _{su(XF1-H1L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 5 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 4 | | |
| Hold time, XF1 after H1 low <u>7/</u> | t _{h(H1L-XF1)} | | 25°C, -40°C to 100°C | 01 | 0 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 0 | | |
| Switching characteristics over recommended operating conditions for XF0 and XF1 when executing LDFI or LDII | | | | | | | |
| Delay time, H3 high to XF0 low | t _{d(H3H-XF0L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Switching characteristics over recommended operating conditions for XF0 when executing STFI or STII | | | | | | | |
| Delay time, H3 high to XF0 high <u>13/</u> | t _{d(H3H-XF0H)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Timing requirements for XF0 and XF1 when executing SIGI | | | | | | | |
| Setup time, XF1 before H1 low <u>7/</u> | t _{su(XF1-H1L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Hold time, XF1 after H1 low <u>7/</u> | t _{h(H1L-XF1)} | | 25°C, -40°C to 100°C | 01 | | 0 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 0 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 12 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit |
|---|--------------------------------|--|--------------------------------|----------------|--------|-------------------|------|
| | | | | | Min | Max | |
| Switching characteristics over recommended operating conditions for XF0 and XF1 when executing SIGI | | | | | | | |
| Delay time, H3 high to XF0 low | t _{d(H3H-XF0L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Delay time, H3 high to XF0 high | t _{d(H3H-XF0H)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Switching characteristics over recommended operating conditions for loading the XF register when configured as an output pin | | | | | | | |
| Valid time, XF _x after H3 high | t _{v(H3H-XF)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Timing requirements for changing XF_x from output to input mode | | | | | | | |
| Setup time, XF _x before H1 low | t _{su(XF-H1L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 5 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 4 | | |
| Hold time, XF _x after H1 low | t _{h(H1L-XF)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 0 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 0 | | |
| Switching characteristics over recommended operating conditions for changing XF_x from output to input mode | | | | | | | |
| Disable time, XF _x after H3 high <u>Z/</u> | t _{dis(H3H-XF)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 6 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| Switching characteristics over recommended operating conditions for changing XF_x from input to output mode | | | | | | | |
| Delay time, H3 high to XF _x switching from input to output | t _{d(H3H-XF)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Timing requirements for <u>RESET</u> | | | | | | | |
| Setup time, <u>RESET</u> before EXTCLK low <u>Z/</u> | t _{su(RESET-EXTCLKL)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 6 | P-7 <u>14/</u> | ns |
| | | | 25°C, -55°C to 125°C | 02 | 5 | P-7 <u>14/</u> | |
| Setup time, <u>RESET</u> high before H1 low and after ten H1 clock cycles | t _{su(RESETH-H1L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 6 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 5 | | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 13 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit |
|--|----------------------------------|--|--------------------------------|----------------|--------|-----|------|
| | | | | | Min | Max | |
| Switching characteristics over recommended operating conditions for RESET | | | | | | | |
| Delay time, EXTCLK high to H1 high <u>7/</u> | t _d (EXTCLKH-H1H) | See figure 4 | 25°C, -40°C to 100°C | 01 | 2 | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | 2 | 7 | |
| Delay time, EXTCLK high to H1 low <u>7/</u> | t _d (EXTCLKH-H1L) | | 25°C, -40°C to 100°C | 01 | 2 | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | 2 | 7 | |
| Delay time, EXTCLK high to H3 low <u>7/</u> | t _d (EXTCLKH-H3L) | | 25°C, -40°C to 100°C | 01 | 2 | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | 2 | 7 | |
| Delay time, EXTCLK high to H3 high <u>7/</u> | t _d (EXTCLKH-H3H) | | 25°C, -40°C to 100°C | 01 | 2 | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | 2 | 7 | |
| Disable time, data (high impedance) from H1 high <u>7/</u> <u>15/</u> | t _{dis} (H1H-DZ) | | 25°C, -40°C to 100°C | 01 | | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 6 | |
| Disable time, address (high impedance) from H3 high <u>7/</u> | t _{dis} (H3H-AZ) | | 25°C, -40°C to 100°C | 01 | | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 6 | |
| Delay time, H3 high to control signals high <u>7/</u> | t _d (H3H-CONTROLH) | | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Delay time, H1 high to R/W high <u>7/</u> | t _d (H1H-RWH) | | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Delay time, H1 high to IACK high <u>7/</u> | t _d (H1H-IACKH) | | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Disable time, asynchronous reset signals disabled (high impedance) from RESET low <u>7/</u> <u>16/</u> | t _{dis} (RESETL-ASYNCH) | | 25°C, -40°C to 100°C | 01 | | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 6 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 14 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit |
|---|---------------------------|--|--------------------------------|----------------------|-----------------|------------------------------------|------------------------------------|
| | | | | | Min | Max | |
| Timing requirements for $\overline{\text{INT3}}$ - $\overline{\text{INT0}}$ response | | | | | | | |
| Setup time, $\overline{\text{INT3}}$ - $\overline{\text{INT0}}$ before H1 low <u>7/</u> | t _{su(INT-H1L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 5 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 4 | | |
| Hold time, $\overline{\text{INT3}}$ - $\overline{\text{INT0}}$ after H1 low | t _{h(H1L-INT)} | | 25°C, -40°C to 100°C | 01 | | 0 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 0 | |
| Pulse duration, interrupt to ensure only one interrupt <u>7/</u> <u>17/</u> | t _{w(INT)} | | 25°C, -40°C to 100°C | 01 | P+5 | 2P-5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | P+5 | 2P-5 | |
| Switching characteristics over recommended operating conditions for $\overline{\text{IACK}}$ | | | | | | | |
| Delay time, H1 high to $\overline{\text{IACK}}$ low | t _{d(H1H-IACKL)} | See figure 4 | 25°C, -40°C to 100°C | 01 | -1 <u>7/</u> | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | -1 <u>7/</u> | 3 | |
| Delay time, H1 high to $\overline{\text{IACK}}$ high | t _{d(H1H-IACKH)} | | 25°C, -40°C to 100°C | 01 | -1 <u>7/</u> | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | -1 <u>7/</u> | 3 | |
| Timing requirements for serial port parameters | | | | | | | |
| Cycle time, CLKX/R <u>7/</u> | t _{c(SCK)} | See figure 4 | CLKX/R ext | 25°C, -40°C to 100°C | 01 | t _{c(H)} x2.6 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | t _{c(H)} x2.6 | |
| | | | CLKX/R int | 25°C, -40°C to 100°C | 01 | t _{c(H)} x4 <u>18/</u> | t _{c(H)} x2 ¹⁶ |
| | | | | 25°C, -55°C to 125°C | 02 | t _{c(H)} x4 <u>18/</u> | t _{c(H)} x2 ¹⁶ |
| Pulse duration, CLKX/R high/low | t _{w(SCK)} | | CLKX/R ext | 25°C, -40°C to 100°C | 01 | t _{c(H)} +5 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | t _{c(H)} +5 | |
| | | | CLKX/R int <u>7/</u> | 25°C, -40°C to 100°C | 01 | [t _{c(SCK)/2]-4} | [t _{c(SCK)/2]+4} |
| | | | | 25°C, -55°C to 125°C | 02 | [t _{c(SCK)/2]-4} | [t _{c(SCK)/2]+4} |
| Rise time, CLKX/R <u>7/</u> | t _{r(SCK)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 3 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Fall time, CLKX/R <u>7/</u> | t _{f(SCK)} | | 25°C, -40°C to 100°C | 01 | | 3 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 15 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit | |
|---|----------------------------|--|--------------------------------|----------------------|--------|--------------------------|----------------------------|----|
| | | | | | Min | Max | | |
| Timing requirements for serial port parameters - Continued | | | | | | | | |
| Setup time, DR before CLKR low <u>1/</u> | t _{su(DR-CLKRL)} | See figure 4 | CLKR ext | 25°C, -40°C to 100°C | 01 | 4 | ns | |
| | | | | 25°C, -55°C to 125°C | 02 | 4 | | |
| | | | CLKR int | 25°C, -40°C to 100°C | 01 | 5 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 5 | | |
| Hold time, DR after CLKR low <u>1/</u> | t _{h(CLKRL-DR)} | See figure 4 | CLKR ext | 25°C, -40°C to 100°C | 01 | 3 | ns | |
| | | | | 25°C, -55°C to 125°C | 02 | 3 | | |
| | | | CLKR int | 25°C, -40°C to 100°C | 01 | 0 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 0 | | |
| Setup time, FSR before CLKR low <u>1/</u> | t _{su(FSR-CLKRL)} | See figure 4 | CLKR ext | 25°C, -40°C to 100°C | 01 | 4 | ns | |
| | | | | 25°C, -55°C to 125°C | 02 | 4 | | |
| | | | CLKR int | 25°C, -40°C to 100°C | 01 | 5 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 5 | | |
| Hold time, FSX/R input after CLKX/R low <u>1/</u> | t _{h(SCKL-FS)} | See figure 4 | CLKX/R ext | 25°C, -40°C to 100°C | 01 | 3 | ns | |
| | | | | 25°C, -55°C to 125°C | 02 | 3 | | |
| | | | CLKX/R int | 25°C, -40°C to 100°C | 01 | 0 | | |
| | | | | 25°C, -55°C to 125°C | 02 | 0 | | |
| Setup time, external FSX before CLKX <u>1/</u> | t _{su(FSX-CLKX)} | See figure 4 | CLKX ext | 25°C, -40°C to 100°C | 01 | -[t _{c(H)} -6] | [t _{c(SCK)/2}]-6 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | -[t _{c(H)} -6] | [t _{c(SCK)/2}]-6 | |
| | | | CLKX int | 25°C, -40°C to 100°C | 01 | -[t _{c(H)} -10] | t _{c(SCK)/2} | |
| | | | | 25°C, -55°C to 125°C | 02 | -[t _{c(H)} -10] | t _{c(SCK)/2} | |

Switching characteristics over recommended operating conditions for serial port parameters

| | | | | | | | | |
|---|-------------------------|--------------|-----------------------|----------------------|----|--|---|----|
| Delay time, H1 high to internal CLKX/R <u>1/</u> | t _{d(H1H-SCK)} | See figure 4 | | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Delay time, CLKX to DX valid | t _{d(CLKX-DX)} | See figure 4 | CLKX ext | 25°C, -40°C to 100°C | 01 | | 6 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 6 | |
| | | | CLKX int <u>1/</u> | 25°C, -40°C to 100°C | 01 | | 5 | |
| | | | | 25°C, -55°C to 125°C | 02 | | 5 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 16 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/</u> <u>2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit | |
|---|-----------------------------|--|--------------------------------|----------------------|--------|-----|------|----|
| | | | | | Min | Max | | |
| Switching characteristics over recommended operating conditions for serial port parameters – Continued | | | | | | | | |
| Delay time, CLKX to internal FSX high/low | t _d (CLKX-FSX) | See figure 4 | CLKX ext | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| | | | CLKX int <u>7/</u> | 25°C, -40°C to 100°C | 01 | | 4 | |
| | | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Delay time, CLKX to first DX bit, FSX precedes CLKX high | t _d (CLKX-DX)V | See figure 4 | CLKX ext | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| | | | CLKX int <u>7/</u> | 25°C, -40°C to 100°C | 01 | | 5 | |
| | | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| Delay time, FSX to first DX bit, CLKX precedes FSX | t _d (FSX-DX)V | See figure 4 | 25°C, -40°C to 100°C | 01 | | 6 | ns | |
| | | | 25°C, -55°C to 125°C | 02 | | 6 | | |
| Disable time, DX high impedance following last data bit from CLKX high | t _{dis} (CLKX-DXZ) | See figure 4 | 25°C, -40°C to 100°C | 01 | | 6 | ns | |
| | | | 25°C, -55°C to 125°C | 02 | | 6 | | |

Timing requirements for $\overline{\text{HOLD}}$ / $\overline{\text{HOLDA}}$

| | | | | | | | |
|--|----------------------------|--------------|----------------------|----|--------------------|--|----|
| Setup time, $\overline{\text{HOLD}}$ before H1 low | t _{su} (HOLD-H1L) | See figure 4 | 25°C, -40°C to 100°C | 01 | 3 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 4 | | |
| Pulse duration, $\overline{\text{HOLD}}$ low <u>7/</u> | t _w (HOLD) | See figure 4 | 25°C, -40°C to 100°C | 01 | 3t _{c(H)} | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 3t _{c(H)} | | |

Switching characteristics over recommended operating conditions for $\overline{\text{HOLD}}$ / $\overline{\text{HOLDA}}$

| | | | | | | | |
|--|----------------------------|--------------|----------------------|----|-----------------------|---|----|
| Valid time, $\overline{\text{HOLDA}}$ after H1 low <u>7/</u> | t _v (H1L-HOLDA) | See figure 4 | 25°C, -40°C to 100°C | 01 | -1 | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | -1 | 3 | |
| Pulse duration, $\overline{\text{HOLDA}}$ low <u>7/</u> | t _w (HOLDA) | See figure 4 | 25°C, -40°C to 100°C | 01 | 2t _{c(H)} -4 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 2t _{c(H)} -4 | | |
| Delay time, H1 low to $\overline{\text{STRB}}$ high for a $\overline{\text{HOLD}}$ | t _d (H1L-SH)H | See figure 4 | 25°C, -40°C to 100°C | 01 | -1 | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | -1 | 3 | |
| Disable time, $\overline{\text{STRB}}$ to the high-impedance state from H1 low | t _{dis} (H1L-S) | See figure 4 | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 4 | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 17 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/ 2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _C | Device type | Limits | | Unit |
|--|---------------------------|---|--------------------------------|----------------|--------|-----|------|
| | | | | | Min | Max | |
| Switching characteristics over recommended operating conditions for <u>HOLD/HOLDA</u> - Continued | | | | | | | |
| Enable time, $\overline{\text{STRB}}$ enabled (active) from H1 low | t _{en(H1L-S)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Disable time, R/ $\overline{\text{W}}$ to the high-impedance state from H1 low <u>7/</u> | t _{dis(H1L-RW)} | | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| Enable time, R/ $\overline{\text{W}}$ enabled (active) from H1 low | t _{en(H1L-RW)} | | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Disable time, address to the high-impedance state from H1 low <u>7/</u> | t _{dis(H1L-A)} | | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Enable time, address enabled (valid) from H1 low | t _{en(H1L-A)} | | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| Disable time, data to the high-impedance state from H1 high <u>7/</u> | t _{dis(H1H-D)} | | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Timing requirements for peripheral pin general-purpose I/O <u>19/</u> | | | | | | | |
| Setup time, general- purpose input before H1 low <u>7/</u> | t _{su(GPIO-H1L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 4 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 3 | | |
| Hold time, general- purpose input after H1 low <u>7/</u> | t _{h(H1L-GPIO)} | | 25°C, -40°C to 100°C | 01 | 0 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 0 | | |
| Switching characteristics over recommended operating conditions for peripheral pin general-purpose I/O <u>19/</u> | | | | | | | |
| Delay time, H1 high to general-purpose output | t _{d(H1H-GPIO)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 5 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 4 | |
| Disable time, general- purpose output from H1 high | t _{dis(H1H)} | | 25°C, -40°C to 100°C | 01 | | 7 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 5 | |
| Timing requirements for timer pin | | | | | | | |
| Setup time, TCLK external before H1 low <u>7/ 20/</u> | t _{su(TCLK-H1L)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 4 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 3 | | |

See footnotes at end of table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 18 |

TABLE I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions <u>1/ 2/</u> 3.0 V ≤ DV _{DD} ≤ 3.6 V 1.71 V ≤ CV _{DD} ≤ 1.89 V unless otherwise specified | Temperature, T _c | Device type | Limits | | Unit |
|---|---|---|--------------------------------|----------------------|--------|----------------------------|------------------------------------|
| | | | | | Min | Max | |
| Timing requirements for timer pin - Continued | | | | | | | |
| Hold time, TCLK external after H1 low <u>20/</u> | t _{h(H1L-TCLK)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 0 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 0 | | |
| Switching characteristics over recommended operating conditions for timer pin | | | | | | | |
| Delay time, H1 high to TCLK internal valid | t _{d(H1H-TCLK)} | See figure 4 | 25°C, -40°C to 100°C | 01 | | 4 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Cycle time, TCLK <u>7/ 21/</u> | t _{c(TCLK)} | | TCLK ext | 25°C, -40°C to 100°C | 01 | t _{c(H)} x2.6 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | t _{c(H)} x2.6 | |
| | | | TCLK int | 25°C, -40°C to 100°C | 01 | t _{c(H)} x2 | t _{c(H)} x2 ³² |
| | | | | 25°C, -55°C to 125°C | 02 | t _{c(H)} x2 | t _{c(H)} x2 ³² |
| Pulse duration, TCLK <u>7/ 21/</u> | t _{w(TCLK)} | | TCLK ext | 25°C, -40°C to 100°C | 01 | t _{c(H)} +6 | ns |
| | | | | 25°C, -55°C to 125°C | 02 | t _{c(H)} +5 | |
| | | | TCLK int | 25°C, -40°C to 100°C | 01 | [t _{c(TCLK)/2]-4} | [t _{c(TCLK)/2]+4} |
| | | | | 25°C, -55°C to 125°C | 02 | [t _{c(TCLK)/2]-4} | [t _{c(TCLK)/2]+4} |
| Switching characteristics over recommended operating conditions for $\overline{\text{SHZ}}$ | | | | | | | |
| Disable time, $\overline{\text{SHZ}}$ low to all outputs, I/O pins disabled (high impedance) <u>7/</u> | t _{dis(SHZ)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 0 | 8 | ns |
| | | | 25°C, -55°C to 125°C | 02 | 0 | 8 | |
| Timing for test access port | | | | | | | |
| Setup time, TMS/TDI to TCK high <u>7/</u> | t _{su(TM_H-TCK_H)} | See figure 4 | 25°C, -40°C to 100°C | 01 | 5 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 5 | | |
| Hold time, TMS/TDI from TCK high <u>7/</u> | t _{h(TCK_H-TM_H)} | | 25°C, -40°C to 100°C | 01 | 5 | | ns |
| | | | 25°C, -55°C to 125°C | 02 | 5 | | |
| Delay time, TCK low to TDO valid <u>7/</u> | t _{d(TCK_L-TDO_V)} | | 25°C, -40°C to 100°C | 01 | 0 | 10 | ns |
| | | | 25°C, -55°C to 125°C | 02 | 0 | 10 | |
| Rise time, TCK <u>7/</u> | t _{r(TCK)} | | 25°C, -40°C to 100°C | 01 | | 3 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |
| Fall time, TCK <u>7/</u> | t _{f(TCK)} | | 25°C, -40°C to 100°C | 01 | | 3 | ns |
| | | | 25°C, -55°C to 125°C | 02 | | 3 | |

See footnotes on next page.


| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 19 |

TABLE I. Electrical performance characteristics - Continued.

- 1/ All voltage values are with respect to V_{SS} .
- 2/ For test conditions shown as Min or Max, use the appropriate value specified in section 1.4, herein.
- 3/ Pins with internal pullup devices: TDI, TCK, and TMS. Pins with internal pulldown devices: \overline{TRST} .
- 4/ Pins D0 – D31 include internal bus keepers that maintain valid logic levels when the bus is not driven.
- 5/ Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern at the maximum rate possible.
- 6/ f_x is the PLL output clock frequency.
- 7/ Not production tested.
- 8/ Duty cycle is defined as $100t_1/(t_1+t_2)\%$.
- 9/ This circuit is intended for series resonant fundamental mode operation.
- 10/ Signal amplitude is dependent on the crystal and load used.
- 11/ These timings assume a similar loading of 30 pF on all pins.
- 12/ $P = t_{c(H)}/2$ (when duty cycle equals 50%).
- 13/ XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is also driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store is not driven until the store can execute.
- 14/ $P = t_{c(EXTCLK)}$.
- 15/ High impedance for data bus is limited to nominal bus keeper $Z_{OUT} = 15 \text{ k}\Omega$.
- 16/ Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
- 17/ $P = t_{c(H)}$.
- 18/ A cycle time of $t_{c(H)} \times 2$ is possible when the device is operated at lower CPU frequencies.
- 19/ Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.
- 20/ These requirements are applicable for a synchronous input clock.
- 21/ These requirements are applicable for an asynchronous input clock.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 20 |

Case X



NOTES:

1. All linear dimensions are in millimeters (inches).
2. This case outline is subject to change without notice.
4. Fall within JEDEC MS-026.

FIGURE 1. Case outlines.

| | | | |
|--|---------------------------|---|--------------------------------------|
| <p>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p> | <p>SIZE A</p> | <p>CODE IDENT NO. 16236</p> | <p>DWG NO. V62/03610</p> |
| | | <p>REV</p> | <p>PAGE 21</p> |


Case X - Continued

| Symbol | Dimensions | |
|--------|-------------|-------|
| | Millimeters | |
| | Min | Max |
| A | | 1.60 |
| A1 | 1.35 | 1.45 |
| A2 | 0.05 | |
| b | 0.17 | 0.27 |
| c | 0.13 NOM | |
| D/E | 21.80 | 22.20 |
| D1/E1 | 19.80 | 20.20 |
| D2/E2 | 17.50 TYP | |
| e | 0.59 BSC | |
| L | 0.45 | 0.75 |

FIGURE 1. Case outlines - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 22 |

Case Y



NOTES:

1. All linear dimensions are in millimeters (inches).
2. This case outline is subject to change without notice.

| Symbol | Dimensions | |
|--------|-------------|-------|
| | Millimeters | |
| | Min | Max |
| A | | 2.40 |
| A1 | 0.35 | 0.50 |
| A2 | 0.34 | 0.56 |
| b | 0.45 | 0.55 |
| D/E | 11.85 | 12.15 |
| D1/E1 | 9.60 TYP | |
| e | 0.80 BSC | |

FIGURE 1. Case outlines - Continued.

| | | | |
|---|------------------|--------------------------------|-----------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 23 |




FIGURE 2. Functional block diagram.

| | | | |
|--|---------------------------|---|--------------------------------------|
| <p>DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p> | <p>SIZE A</p> | <p>CODE IDENT NO. 16236</p> | <p>DWG NO. V62/03610</p> |
| | | <p>REV</p> | <p>PAGE 24</p> |

| Case outline | X | | | | |
|--------------|------------------|------------|------------------|------------|------------------|
| Pin number | Pin name 1/ | Pin number | Pin name 1/ | Pin number | Pin name 1/ |
| 1 | A20 | 25 | V _{SS} | 49 | V _{SS} |
| 2 | V _{SS} | 26 | A3 | 50 | D31 |
| 3 | A19 | 27 | A2 | 51 | D30 |
| 4 | A18 | 28 | CV _{DD} | 52 | D29 |
| 5 | A17 | 29 | A1 | 53 | DV _{DD} |
| 6 | DV _{DD} | 30 | A0 | 54 | D28 |
| 7 | A16 | 31 | DV _{DD} | 55 | D27 |
| 8 | A15 | 32 | PAGE3 | 56 | V _{SS} |
| 9 | V _{SS} | 33 | PAGE2 | 57 | D26 |
| 10 | A14 | 34 | V _{SS} | 58 | D25 |
| 11 | A13 | 35 | PAGE1 | 59 | D24 |
| 12 | CV _{DD} | 36 | PAGE0 | 60 | DV _{DD} |
| 13 | A12 | 37 | DV _{DD} | 61 | D23 |
| 14 | A11 | 38 | H1 | 62 | D22 |
| 15 | DV _{DD} | 39 | H3 | 63 | V _{SS} |
| 16 | A10 | 40 | V _{SS} | 64 | D21 |
| 17 | A9 | 41 | STRB | 65 | D20 |
| 18 | V _{SS} | 42 | R/ \bar{W} | 66 | CV _{DD} |
| 19 | A8 | 43 | DV _{DD} | 67 | D19 |
| 20 | A7 | 44 | IACK | 68 | D18 |
| 21 | A6 | 45 | RDY | 69 | DV _{DD} |
| 22 | A5 | 46 | CV _{DD} | 70 | D17 |
| 23 | DV _{DD} | 47 | HOLD | 71 | D16 |
| 24 | A4 | 48 | HOLDA | 72 | V _{SS} |

See footnote at end of table.

FIGURE 3. Terminal connections.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 25 |

| Case outline | X | | | | |
|--------------|------------------------|------------|--------------------------|------------|----------------------------------|
| Pin number | Pin name ^{1/} | Pin number | Pin name ^{1/} | Pin number | Pin name ^{1/} |
| 73 | D15 | 97 | V _{SS} | 121 | $\overline{\text{INT1}}$ |
| 74 | D14 | 98 | TCK | 122 | $\overline{\text{INT0}}$ |
| 75 | D13 | 99 | TDO | 123 | CV _{DD} |
| 76 | D12 | 100 | TDI | 124 | EDGEMODE |
| 77 | DV _{DD} | 101 | CV _{DD} | 125 | MCBL/ $\overline{\text{MP}}$ |
| 78 | D11 | 102 | TMS | 126 | V _{SS} |
| 79 | D10 | 103 | $\overline{\text{TRST}}$ | 127 | $\overline{\text{RESET}}$ |
| 80 | V _{SS} | 104 | DR0 | 128 | SHZ |
| 81 | D9 | 105 | V _{SS} | 129 | DV _{DD} |
| 82 | D8 | 106 | FSR0 | 130 | EXTCLK |
| 83 | CV _{DD} | 107 | CLKR0 | 131 | PLL _{VDD} ^{2/} |
| 84 | D7 | 108 | DV _{DD} | 132 | XOUT |
| 85 | D6 | 109 | CLKX0 | 133 | XIN |
| 86 | DV _{DD} | 110 | FSX0 | 134 | PLL _{VSS} ^{2/} |
| 87 | D5 | 111 | DX0 | 135 | CLKMD1 |
| 88 | D4 | 112 | V _{SS} | 136 | CLKMD0 |
| 89 | V _{SS} | 113 | TCLK1 | 137 | CV _{DD} |
| 90 | D3 | 114 | TCLK0 | 138 | RSV1 |
| 91 | D2 | 115 | DV _{DD} | 139 | RSV0 |
| 92 | D1 | 116 | XF1 | 140 | V _{SS} |
| 93 | D0 | 117 | XF0 | 141 | A23 |
| 94 | DV _{DD} | 118 | V _{SS} | 142 | A22 |
| 95 | EMU1 | 119 | $\overline{\text{INT3}}$ | 143 | DV _{DD} |
| 96 | EMU0 | 120 | $\overline{\text{INT2}}$ | 144 | A21 |

- ^{1/} DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.
- ^{2/} PLL_{VDD} and PLL_{VSS} are isolated PLL supply pins that should be externally connected to CV_{DD} and V_{SS}, respectively.

FIGURE 3. Terminal connections – Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 26 |

| Case outline | Y | | | | |
|--------------|------------------------------|------------|--------------------------|------------|------------------|
| Pin number | Pin name 1/ | Pin number | Pin name 1/ | Pin number | Pin name 1/ |
| A1 | DV _{DD} | B12 | DV _{DD} | D10 | FSX |
| A2 | A22 | B13 | CLKR0 | D11 | DR0 |
| A3 | CV _{DD} | C1 | A16 | D12 | CV _{DD} |
| A4 | PLL _{VSS} 2/ | C2 | A17 | D13 | TDO |
| A5 | PLL _{VDD} 2/ | C3 | A19 | E1 | A13 |
| A6 | DV _{DD} | C4 | V _{SS} | E2 | A14 |
| A7 | EDGEMODE | C5 | CLKMD0 | E3 | CV _{DD} |
| A8 | CV _{DD} | C6 | EXTCLK | E4 | A15 |
| A9 | $\overline{\text{INT3}}$ | C7 | V _{SS} | E10 | TMS |
| A10 | DV _{DD} | C8 | $\overline{\text{INT0}}$ | E11 | TDI |
| A11 | TCLK1 | C9 | V _{SS} | E12 | EMU1 |
| A12 | DX | C10 | TCLK0 | E13 | V _{SS} |
| A13 | V _{SS} | C11 | V _{SS} | F1 | DV _{DD} |
| B1 | V _{SS} | C12 | FSR0 | F2 | A12 |
| B2 | A20 | C13 | $\overline{\text{TRST}}$ | F3 | A10 |
| B3 | A23 | D1 | V _{SS} | F4 | A11 |
| B4 | RSV0 | D2 | DV _{DD} | F10 | TCK |
| B5 | CLKMD1 | D3 | A18 | F11 | DV _{DD} |
| B6 | XIN | D4 | A21 | F12 | EMU0 |
| B7 | $\overline{\text{RESET}}$ | D5 | RSV1 | F13 | D2 |
| B8 | MCBL/ $\overline{\text{MP}}$ | D6 | XOUT | G1 | A8 |
| B9 | $\overline{\text{INT1}}$ | D7 | $\overline{\text{SHZ}}$ | G2 | A9 |
| B10 | XF0 | D8 | $\overline{\text{INT2}}$ | G3 | V _{SS} |
| B11 | CLKX0 | D9 | XF1 | G4 | A7 |

See footnotes at end of table.

FIGURE 3. Terminal connections - Continued.


| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 27 |

| Case outline | Y | | | | |
|--------------|---------------------------|------------|---------------------------|------------|---------------------------|
| Pin number | Pin name 1/ | Pin number | Pin name 1/ | Pin number | Pin name 1/ |
| G10 | D1 | K5 | $\overline{\text{HOLDA}}$ | M3 | V_{SS} |
| G11 | D3 | K6 | D31 | M4 | $\overline{\text{STRB}}$ |
| G12 | D0 | K7 | D28 | M5 | $\overline{\text{RDY}}$ |
| G13 | V_{SS} | K8 | D22 | M6 | V_{SS} |
| H1 | A6 | K9 | D18 | M7 | D27 |
| H2 | DV_{DD} | K10 | D12 | M8 | DV_{DD} |
| H3 | A5 | K11 | V_{SS} | M9 | D24 |
| H4 | A4 | K12 | D11 | M10 | D21 |
| H10 | D4 | K13 | D10 | M11 | D20 |
| H11 | DV_{DD} | L1 | $\overline{\text{PAGE2}}$ | M12 | D16 |
| H12 | D6 | L2 | V_{SS} | M13 | D13 |
| H13 | D5 | L3 | H1 | N1 | DV_{DD} |
| J1 | V_{SS} | L4 | R/\overline{W} | N2 | H3 |
| J2 | A0 | L5 | CV_{DD} | N3 | $\overline{\text{PAGE1}}$ |
| J3 | CV_{DD} | L6 | D29 | N4 | DV_{DD} |
| J4 | A3 | L7 | V_{SS} | N5 | $\overline{\text{HOLD}}$ |
| J10 | D7 | L8 | D25 | N6 | D30 |
| J11 | D8 | L9 | CV_{DD} | N7 | DV_{DD} |
| J12 | D9 | L10 | D17 | N8 | D26 |
| J13 | CV_{DD} | L11 | D14 | N9 | D23 |
| K1 | A2 | L12 | D15 | N10 | V_{SS} |
| K2 | A1 | L13 | DV_{DD} | N11 | D19 |
| K3 | $\overline{\text{PAGE3}}$ | M1 | DV_{DD} | N12 | DV_{DD} |
| K4 | $\overline{\text{IACK}}$ | M2 | $\overline{\text{PAGE0}}$ | N13 | V_{SS} |


- 1/ DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.
- 2/ PLL_{VDD} and PLL_{VSS} are isolated PLL supply pins that should be externally connected to CV_{DD} and V_{SS} , respectively.

FIGURE 3. Terminal connections – Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 28 |



NOTES: $I_{OL} = 4.0$ mA (all outputs) for dc levels test.
 I_{OL} and I_{OH} are adjusted during ac timing analysis to achieve an ac termination of 50Ω .
 $V_{LOAD} = DV_{DD}/2$.
 $C_T = 40$ pF, typical load-circuit capacitance.





| Frequency (MHz) | R_d (Ω) | C_1 (pF) | C_2 (pF) | CL (pF) ^{1/} | RL (Ω) ^{1/} |
|-----------------|--------------------|------------|------------|-----------------------|-------------------------------|
| 2 | 4700 | 18 | 18 | 12 | 200 |
| 5 | 2200 | 18 | 18 | 12 | 60 |
| 10 | 470 | 15 | 15 | 12 | 30 |
| 15 | 0 | 15 | 12 | 12 | 25 |
| 20 | 0 | 9 | 9 | 10 | 25 |

^{1/} CL and RL are typical internal series load capacitance and resistance of the crystal.

TYPICAL CRYSTAL CIRCUIT LOADING

FIGURE 4. Test circuit and timing waveforms.


| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 29 |



NOTE: EXTCLK is held low.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|--|--|--|---|
| <p style="text-align: center;">DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO</p> | <p style="text-align: center;">SIZE A</p> | <p style="text-align: center;">CODE IDENT NO. 16236</p> | <p style="text-align: center;">DWG NO. V62/03610</p> |
| | | <p style="text-align: center;">REV</p> | <p style="text-align: center;">PAGE 30</p> |




TIMING FOR MEMORY ($\overline{STRB}=0$ AND $\overline{PAGE}_x=0$) READ

NOTE: \overline{STRB} remains low during back-to-back read operation.

FIGURE 4. Test circuit and timing waveforms - Continued.


| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 31 |



TIMING FOR MEMORY ($\overline{STRB}=0$ AND $\overline{PAGEx}=0$) WRITE

FIGURE 4. Test circuit and timing waveforms - Continued.


| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 32 |



TIMING FOR XFO AND XF1 WHEN EXECUTING LDFI OR LDII

FIGURE 4. Test circuit and timing waveforms - Continued.


| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 33 |




TIMING FOR XFO WHEN EXECUTING AN STFI OR STII

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 34 |



TIMING FOR XFO AND XF1 WHEN EXECUTING SIGI




TIMING FOR LOADING XF REGISTER WHEN CONFIGURED AS AN OUTPUT PIN


NOTE: OUTXF_x represents either bit 2 or 6 of the IOF register.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 35 |




NOTE: \bar{I}/OxF_x represents either bit 1 or bit 5 of the IOF register, and $INxF_x$ represents either bit 3 or bit 7 of the IOF register.



NOTE: \bar{I}/OxF_x represents either bit 1 or bit 5 of the IOF register.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-----------|-------------------------|----------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 36 |




NOTES:

1. Clock circuit is configured in 'C31-compatible divide-by-2 mode. If configured for x1 mode, EXTCLK directly drives H3.
2. Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
3. RESET is a synchronous input that can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle is possible.
4. In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In microcomputer mode, the reset vector is fetched twice, with no software wait states.
5. The address and PAGE3 - PAGE0 outputs are placed in a high-impedance state during reset requiring a nominal 10-22 kΩ pullup. If not, undesirable spurious reads can occur when these outputs are not driven.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 37 |



NOTES:

1. Falling edge of H1 just detects $\overline{\text{INTx}}$ falling edge.
2. Falling edge of H1 detects second $\overline{\text{INTx}}$ low, however flag clear takes precedence.
3. Nominal width.
4. Falling edge of H1 misses previous $\overline{\text{INTx}}$ low as $\overline{\text{INTx}}$ rises.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-----------|-------------------------|----------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 38 |





FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 39 |




NOTES:

1. Timing diagrams show operations with $CLKXP = CLKRP = FSXP = FSRP = 0$.
2. Timing diagrams depend on the length of the serial-port word, where $n = 8, 16, 24, \text{ or } 32$ bits, respectively.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|------------------|--------------------------------|-----------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 40 |




VARIABLE DATA-RATE MODE TIMING

NOTES:

1. Timing diagrams show operations with $\text{CLKXP} = \text{CLKRP} = \text{FSXP} = \text{FSRP} = 0$.
2. Timing diagrams depend on the length of the serial-port word, where $n = 8, 16, 24,$ or 32 bits, respectively.
3. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 41 |




TIMING FOR $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ (AFTER WRITE)

NOTE: $\overline{\text{HOLDA}}$ goes low in response to $\overline{\text{HOLD}}$ going low and continues to remain low until one H1 cycle after $\overline{\text{HOLD}}$ goes back high.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-----------|-------------------------|----------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 42 |




TIMING FOR $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ (AFTER READ)

NOTE: $\overline{\text{HOLDA}}$ goes low in response to $\overline{\text{HOLD}}$ going low and continues to remain low until one H1 cycle after $\overline{\text{HOLD}}$ goes back high.


FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 43 |



CHANGE OF PERIPHERAL PIN FROM GENERAL-PURPOSE OUTPUT TO INPUT MODE TIMING

NOTE: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.



CHANGE OF PERIPHERAL PIN FROM GENERAL-PURPOSE INPUT TO OUTPUT MODE TIMING

NOTE: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 44 |






FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 45 |



NOTE: Enabling $\overline{\text{SHZ}}$ destroys the device register and memory contents. Assert $\overline{\text{SHZ}} = 1$ and reset the device to restore it to a known condition.




FIGURE 4. Test circuit and timing waveforms - Continued.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 46 |

| Instruction name | Instruction code |
|---------------------|------------------|
| EXTEST | 00000000 |
| BYPASS | 11111111 |
| SAMPLE | 00000010 |
| HIGHZ | 00000110 |
| PRIVATE1 <u>1/</u> | 00000011 |
| PRIVATE2 <u>1/</u> | 00100000 |
| PRIVATE3 <u>1/</u> | 00100001 |
| PRIVATE4 <u>1/</u> | 00100010 |
| PRIVATE5 <u>1/</u> | 00100011 |
| PRIVATE6 <u>1/</u> | 00100100 |
| PRIVATE7 <u>1/</u> | 00100101 |
| PRIVATE8 <u>1/</u> | 00100110 |
| PRIVATE9 <u>1/</u> | 00100111 |
| PRIVATE10 <u>1/</u> | 00101000 |
| PRIVATE11 <u>1/</u> | 00101001 |

Boundary is only one dummy cell

Boundary is only one dummy cell

1/ Use of private opcodes could cause the device to operate in an unexpected manner.

FIGURE 5. Boundary scan instruction code.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 47 |

4.0 QUALITY ASSURANCE PROVISIONS

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5.0 PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6.0 NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Terminal functions. The terminal functions used herein are defined in the following table II.

TABLE II. Terminal functions.

| Terminal name | Type <u>1/</u> | Description | Conditions when signal is Z type <u>2/</u> |
|----------------------------------|----------------|---|--|
| Primary-bus interface | | | |
| D31 – D0 | I/O/Z | 32-bit data port. Data port bus keepers. | S H R S |
| A23 – A0 | O/Z | 24-bit address port. | S H R |
| R/ \bar{W} | O/Z | Read/Write. \bar{R}/\bar{W} is high when a read is performed and low when a write is performed over the parallel interface. | S H R |
| \bar{STRB} | O/Z | Strobe. For all external-accesses. | S H |
| $\bar{PAGE0}$ - $\bar{PAGE3}$ | O/Z | Page strobes. Four decoded page strobes for external access. | S H R |
| \bar{RDY} | I | Ready. \bar{RDY} indicates that the external device is prepared for a transaction completion. | |
| \bar{HOLD} | I | Hold. When \bar{HOLD} is a logic low, any ongoing transaction is completed. A23 – A0, D31 – D0, \bar{STRB} , and R/ \bar{W} are placed in the high-impedance state and all transactions over the primary-bus interface are held until \bar{HOLD} becomes a logic high or until the NOHOLD bit of the primary-bus-control register is set. | |

See footnotes at end table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 48 |

TABLE II. Terminal functions - Continued.

| Terminal name | Type 1/ | Description | Conditions when signal is Z type 2/ | |
|---|------------|---|--|---|
| Primary-bus interface – Continued | | | | |
| $\overline{\text{HOLDA}}$ | O/Z | Hold acknowledge. $\overline{\text{HOLDA}}$ is generated in response to a logic-low on $\overline{\text{HOLD}}$. $\overline{\text{HOLDA}}$ indicates that A23 – A0, D31 – D0, $\overline{\text{STRB}}$, and R/ $\overline{\text{W}}$ are in the high-impedance state and that all transactions over the bus are held. $\overline{\text{HOLDA}}$ is high in response to a logic-high of $\overline{\text{HOLD}}$ or the NOHOLD bit of the primary-bus-control register is set. | S | |
| Control signals | | | | |
| $\overline{\text{RESET}}$ | I | Reset. When $\overline{\text{RESET}}$ is a logic low, the device is in the reset condition. When $\overline{\text{RESET}}$ becomes a logic high, execution begins from the location specified by the reset vector. | | |
| EDGEMODE | I | Edge mode. Enables interrupt edge mode detection. | | |
| $\overline{\text{INT3}}$ - $\overline{\text{INT0}}$ | I | External interrupts. | | |
| $\overline{\text{IACK}}$ | O/Z | Internal acknowledge. $\overline{\text{IACK}}$ is generated by the IACK instruction. $\overline{\text{IACK}}$ can be used to indicate when a section of code is being executed. | S | |
| MCBL/ $\overline{\text{MP}}$ | I | Microcomputer bootloader/microprocessor mode-select. | | |
| $\overline{\text{SHZ}}$ | I | Shutdown high impedance. When active, $\overline{\text{SHZ}}$ places all pins in the high-impedance state. $\overline{\text{SHZ}}$ can be used for board-level testing or to ensure that no dual-drive conditions occur. Caution: A low on $\overline{\text{SHZ}}$ corrupts the device memory and register contents. Reset the device with $\overline{\text{SHZ}}$ high to restore it to a known operating condition. | | |
| XF1, XF0 | I/O/Z | External flags. XF1 and XF0 are used as general-purpose I/Os or to support interlocked processor instruction. | S | R |
| Serial port 0 signals | | | | |
| CLKR0 | I/O/Z | Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver. | S | R |
| CLKX0 | I/O/Z | Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter. | S | R |
| DR0 | I/O/Z | Data-receive. Serial port 0 receives serial data on DR0. | S | R |
| DX0 | I/O/Z | Data-transmit output. Serial port 0 transmits serial data on DX0. | S | R |
| FSR0 | I/O/Z | Frame-synchronization pulse for receive. The FSR0 pulse initiates the data-receive process using DR0. | S | R |
| FSX0 | I/O/Z | Frame-synchronization pulse for transmit. The FSX0 pulse initiates the data-transmit process using DX0. | S | R |

See footnotes at end table.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 49 |

TABLE II. Terminal functions - Continued.

| Terminal name | Type ^{1/} | Description | Conditions when signal is Z type ^{2/} |
|--------------------------------------|--------------------|---|--|
| Timer signals | | | |
| TCLK0 | I/O/Z | Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0. | S R |
| TCLK1 | I/O/Z | Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1. | S R |
| Supply and oscillator signals | | | |
| H1 | O/Z | External H1 clock. | S |
| H3 | O/Z | External H3 clock. | S |
| CV _{DD} | I | +V _{DD} . Dedicated 1.8-V power supply for the core CPU. All must be connected to a common supply plane. ^{3/} | |
| DV _{DD} | I | +V _{DD} . Dedicated 3.3-V power supply for the I/O pins. All must be connected to a common supply plane. ^{3/} | |
| V _{SS} | I | Ground. All grounds must be connected to a common ground plane. | |
| PLL _{VDD} | I | Internally isolated PLL supply. Connect to CV _{DD} (1.8 V). | |
| PLL _{VSS} | I | Internally isolated PLL ground. Connect to V _{SS} . | |
| EXTCLK | I | External clock. Logic level compatible clock input. If the XIN/XOUT oscillator is used, tie this pin to ground. | |
| XOUT | O | Clock out. Output from the internal-crystal oscillator. If a crystal is not used, XOUT should be left unconnected. | |
| XIN | I | Clock in. Internal-oscillator input from a crystal. If EXTCLK is used, tie this pin to ground. | |
| CLKMD0, CLKMD1 | I | Clock mode select pins. | |
| RSV0, RSV1 | I | Reserved. Use individual pullups to DV _{DD} . | |
| JTAG emulation | | | |
| EMU1, EMU0 | I/O | Emulation pins 0 and 1. Use individual pullups to DV _{DD} . | |
| TDI | I | Test data input. | |
| TDO | O | Test data output. | |
| TCK | I | Test clock. | |
| TMS | I | Test mode select. | |
| $\overline{\text{TRST}}$ | I | Test reset. | |

^{1/} I = input, O = output, Z = high-impedance state.

^{2/} S = $\overline{\text{SHZ}}$ active, H = $\overline{\text{HOLD}}$ active, R = $\overline{\text{RESET}}$ active.

^{3/} Recommended decoupling. Four 0.1 μF for CV_{DD} and eight 0.1 μF for DV_{DD}.

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 50 |

6.4 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item.

| Vendor item drawing administrative control number <u>1/</u> | Device manufacturer CAGE code | Vendor part number | Top side marking |
|---|-------------------------------|--------------------|--------------------|
| V62/03610-01XE | 01295 | SM320VC33PGEA120EP | SM320VC33PGEA120EP |
| V62/03610-02YE | 01295 | SM320VC33GNMM150EP | SM320VC33GNMM150EP |

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

01295

Source of supply

Texas Instruments, Inc.
 Semiconductor Group
 8505 Forest Lane
 P.O. Box 660199
 Dallas, TX 75243
 Point of contact: U.S. Highway 75 South
 P.O. Box 84, M/S 853
 Sherman, TX 75090-9493

| | | | |
|---|-------------------|---------------------------------|------------------------------|
| DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO | SIZE A | CODE IDENT NO. 16236 | DWG NO. V62/03610 |
| | | REV | PAGE 51 |